A n-bit reconfigurable scalar quantiser

Oswaldo Cadenas; Graham Megson

doi:10.1007/3-540-44687-7_43

A n-bit reconfigurable scalar quantiser

Oswaldo Cadenas, Graham Megson

University of Reading

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

5 Citations (Scopus)

Abstract

A reconfigurable scalar quantiser capable of accepting n-bit input data is presented. The data length n can be varied in the range 1... N - 1 under partial-run time reconfiguration, p-RTR. Issues as improvement in throughput using this reconfigurable quantiser of p-RTR against RTR for data of variable length are considered. The quantiser design referred to as the priority quantiser PQ is then compared against a direct design of the quantiser DIQ. It is then evaluated that for practical quantiser sizes, PQ shows better area usage when both are targeted onto the same FPGA. Other benefits are also identified.

Original language	English
Title of host publication	Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings
Editors	Gordon Brebner, Roger Woods
Publisher	Springer Verlag
Pages	420-429
Number of pages	10
ISBN (Print)	3540424997, 9783540424994
DOIs	https://doi.org/10.1007/3-540-44687-7_43
Publication status	Published - 2001
Externally published	Yes
Event	11th International Conference on Field-Programmable Logic and Applications, FPL 2001 - Belfast, United Kingdom Duration: 27 Aug 2001 → 29 Aug 2001

Publication series

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	2147
ISSN (Print)	0302-9743
ISSN (Electronic)	1611-3349

Conference

Conference	11th International Conference on Field-Programmable Logic and Applications, FPL 2001
Country/Territory	United Kingdom
City	Belfast
Period	27/08/01 → 29/08/01

Bibliographical note

Publisher Copyright:
© Springer-Verlag Berlin Heidelberg 2001.

Access to Document

10.1007/3-540-44687-7_43

Cite this

Cadenas, O., & Megson, G. (2001). A n-bit reconfigurable scalar quantiser. In G. Brebner, & R. Woods (Eds.), Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings (pp. 420-429). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2147). Springer Verlag. https://doi.org/10.1007/3-540-44687-7_43

Cadenas, Oswaldo ; Megson, Graham. / A n-bit reconfigurable scalar quantiser. Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings. editor / Gordon Brebner ; Roger Woods. Springer Verlag, 2001. pp. 420-429 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{9cff07858e284c3381a971e7ba76d877,

title = "A n-bit reconfigurable scalar quantiser",

abstract = "A reconfigurable scalar quantiser capable of accepting n-bit input data is presented. The data length n can be varied in the range 1... N - 1 under partial-run time reconfiguration, p-RTR. Issues as improvement in throughput using this reconfigurable quantiser of p-RTR against RTR for data of variable length are considered. The quantiser design referred to as the priority quantiser PQ is then compared against a direct design of the quantiser DIQ. It is then evaluated that for practical quantiser sizes, PQ shows better area usage when both are targeted onto the same FPGA. Other benefits are also identified.",

author = "Oswaldo Cadenas and Graham Megson",

note = "Publisher Copyright: {\textcopyright} Springer-Verlag Berlin Heidelberg 2001.; 11th International Conference on Field-Programmable Logic and Applications, FPL 2001 ; Conference date: 27-08-2001 Through 29-08-2001",

year = "2001",

doi = "10.1007/3-540-44687-7_43",

language = "English",

isbn = "3540424997",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer Verlag",

pages = "420--429",

editor = "Gordon Brebner and Roger Woods",

booktitle = "Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings",

address = "Germany",

}

Cadenas, O & Megson, G 2001, A n-bit reconfigurable scalar quantiser. in G Brebner & R Woods (eds), Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 2147, Springer Verlag, pp. 420-429, 11th International Conference on Field-Programmable Logic and Applications, FPL 2001, Belfast, United Kingdom, 27/08/01. https://doi.org/10.1007/3-540-44687-7_43

A n-bit reconfigurable scalar quantiser. / Cadenas, Oswaldo; Megson, Graham.
Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings. ed. / Gordon Brebner; Roger Woods. Springer Verlag, 2001. p. 420-429 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2147).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A n-bit reconfigurable scalar quantiser

AU - Cadenas, Oswaldo

AU - Megson, Graham

N1 - Publisher Copyright: © Springer-Verlag Berlin Heidelberg 2001.

PY - 2001

Y1 - 2001

N2 - A reconfigurable scalar quantiser capable of accepting n-bit input data is presented. The data length n can be varied in the range 1... N - 1 under partial-run time reconfiguration, p-RTR. Issues as improvement in throughput using this reconfigurable quantiser of p-RTR against RTR for data of variable length are considered. The quantiser design referred to as the priority quantiser PQ is then compared against a direct design of the quantiser DIQ. It is then evaluated that for practical quantiser sizes, PQ shows better area usage when both are targeted onto the same FPGA. Other benefits are also identified.

AB - A reconfigurable scalar quantiser capable of accepting n-bit input data is presented. The data length n can be varied in the range 1... N - 1 under partial-run time reconfiguration, p-RTR. Issues as improvement in throughput using this reconfigurable quantiser of p-RTR against RTR for data of variable length are considered. The quantiser design referred to as the priority quantiser PQ is then compared against a direct design of the quantiser DIQ. It is then evaluated that for practical quantiser sizes, PQ shows better area usage when both are targeted onto the same FPGA. Other benefits are also identified.

UR - http://www.scopus.com/inward/record.url?scp=23044528992&partnerID=8YFLogxK

U2 - 10.1007/3-540-44687-7_43

DO - 10.1007/3-540-44687-7_43

M3 - Conference contribution

AN - SCOPUS:23044528992

SN - 3540424997

SN - 9783540424994

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 420

EP - 429

BT - Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings

A2 - Brebner, Gordon

A2 - Woods, Roger

PB - Springer Verlag

T2 - 11th International Conference on Field-Programmable Logic and Applications, FPL 2001

Y2 - 27 August 2001 through 29 August 2001

ER -

Cadenas O, Megson G. A n-bit reconfigurable scalar quantiser. In Brebner G, Woods R, editors, Field-Programmable Logic and Applications - 11th International Conference, FPL 2001, Proceedings. Springer Verlag. 2001. p. 420-429. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/3-540-44687-7_43

A n-bit reconfigurable scalar quantiser

Abstract

Publication series

Conference

Bibliographical note

Access to Document

Other files and links

Cite this